


FIG. 1












FIG. 3








FIG. 5




FIG. 6




FIG. 7A




FIG. 7B

100

2

Vin

3

4

SAMPLE
HOLD
CIRCUIT

CPU

8






FIG. 8







RU




FIG. 9C




FIG. 10




FIG. 11




FIG. 12

